( en | de | ru )

 

Disambiguation of "Ooi, Chia Yee"

Author of the publication

copydeleteadd this publication to your clipboard
rrBox: A Remote Dynamically Reconfigurable Middlebox for Network Protection.

, , and . CANDAR, page 219-225. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chia Ching Ooi

Charles Woei-Jye Yee

Hernani Tiago Yee Madeira

Sun Yee

Yeong Hui Yee

 

Other publications of authors with the same name

RtFog: A Real-Time FPGA-Based Fog Node With Remote Dynamically Reconfigurable Application Plane for Fog Analytics Redeployment., , and . IEEE Trans. Green Commun. Netw., 6 (1): 341-351 (2022)A New Scan Design Technique Based on Pre-Synthesis Thru Functions., and . ATS, page 163-168. IEEE, (2006)An FPGA-based Middlebox with Remote Dynamically Reconfigurable Application Plane., , and . TENCON, page 52-56. IEEE, (2021)Net Classification Based on Testability and Netlist Structural Features for Hardware Trojan Detection., , , , , , , and . ATS, page 105-110. IEEE, (2019)rrBox: A remote dynamically reconfigurable network processing middlebox., , and . FPL, page 1-4. IEEE, (2015)Classification of Trojan Nets Based on SCOAP Values using Supervised Learning., , , , , and . ISCAS, page 1-5. IEEE, (2019)Register-Transfer-Level Features for Machine-Learning-Based Hardware Trojan Detection., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 103-A (2): 502-509 (2020)A New Design-for-Testability Method Based on Thru-Testability., and . J. Electron. Test., 27 (5): 583-598 (2011)A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1535-1544 (2008)Adaptive Configurable Transactional Memory for Multi-processor FPGA Platforms., , , , and . FCCM, page 102. IEEE Computer Society, (2015)