( en | de | ru )

 

Disambiguation of "Smaniotto, Gustavo H."

Author of the publication

copydeleteadd this publication to your clipboard
Toward better layout design in ASTRAN CAD tool by using an efficient transistor folding.

, , , , and . MWSCAS, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gustavo Corni

Besiegelte Freundschaft: die brandenburgischen Erbeinungen und Erbverbrüderungen im späten Mittelalter. Uni Frankfurt Main, (2008)

Carlos Smaniotto Costa

Gustavo Grupe

Gustavo Publio University of Leipzig

Gustavo Sousa

 

Other publications of authors with the same name

Post-processing of supergate networks aiming cell layout optimization., , , , , , and . ISCAS, page 1-4. IEEE, (2017)Area-Aware Design of Static CMOS Complex Gates., , , , and . NEWCAS, page 282-286. IEEE, (2018)Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool., , , , , and . LASCAS, page 355-358. IEEE, (2016)A post-processing methodology to improve the automatic design of CMOS gates at layout-level., , , , , , and . ICECS, page 42-45. IEEE, (2017)Transistor placement strategies for non-series-parallel cells., , , , , and . MWSCAS, page 523-526. IEEE, (2017)Physical design of supergate cells aiming geometrical optimizations., , , , , and . MWSCAS, page 1-4. IEEE, (2016)A parallel Motion Estimation solution for heterogeneous System on Chip., , , , , , and . SBCCI, page 1-6. IEEE, (2016)Toward better layout design in ASTRAN CAD tool by using an efficient transistor folding., , , , and . MWSCAS, page 1-4. IEEE, (2016)