( en | de | ru )

 

Disambiguation of "Hasani, Alireza"

Author of the publication

copydeleteadd this publication to your clipboard
Early Stopping of BP Polar Decoding Based on Parity-Check Sums.

, , and . VTC Spring, page 1-5. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hosien Hasani

Safaa Al-Hasani

Safaa Al-Hasani

Alireza Azem

Alireza Rahimi

 

Other publications of authors with the same name

100 Gbit/s End-to-End Communication: Adding Flexibility with Protocol Templates., , , , and . LCN, page 263-266. IEEE, (2018)Implementation of a Multi-Core Data Link Layer Processor for THz Communication., , , , , and . VTC Spring, page 1-5. IEEE, (2018)A Study of Hardware Complexity for PSSS Systems Based on Real-Valued Spreading Sequences., , , , and . VTC Fall, page 1-5. IEEE, (2021)Fully Parallel Fully Unrolled BP Decoding of LDPC and Polar Codes., , , and . WCNC, page 1-6. IEEE, (2023)A Study of Barker Spreading Codes for High-Speed PSSS Wireless Systems., , , , , , and . EuCNC/6G Summit, page 112-117. IEEE, (2021)A Modified Rejection-Based Architecture to Find the First Two Minima in Min-Sum-Based LDPC Decoders., , , , and . WCNC, page 1-6. IEEE, (2020)Ultra high speed 802.11n LDPC decoder with seven-stage pipeline in 28 nm CMOS., , , , , , , , and . VTC Spring, page 1-5. IEEE, (2022)High-Speed SC Decoder for Polar Codes achieving 1.7 Tb/s in 28 nm CMOS., , , , , , and . VLSI-SoC, page 1-6. IEEE, (2022)Ultra High-Speed BP Decoder for Polar Codes achieving 1.4 Tbps in 28 nm CMOS., , , , , , , and . EuCNC, page 434-439. IEEE, (2022)Investigation of Real-Valued Spreading Sequences for DSSS and PSSS., , , , and . ISWCS, page 1-6. IEEE, (2021)