Author of the publication

29.5 Sub-THz CMOS Molecular Clock with 43ppt Long-Term Stability Using High-Order Rotational Transition Probing and Slot-Array Couplers.

, , , and . ISSCC, page 448-450. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Outcomes of moderate-to-severe Pneumocystis pneumonia treated with adjunctive steroid in non-HIV-infected patients, , , , , , , , , and . Antimicrobial Agents and Chemotherapy, 55 (10): 4613--4618 (2011)A PVT-robust -59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop., , , and . VLSI Circuits, page 1-2. IEEE, (2016)Development of Smartphone Blood Culture Application Using Barcode and Hospital Information System: A University Hospital Experience., , , , , , , and . AMIA, AMIA, (2013)29.5 Sub-THz CMOS Molecular Clock with 43ppt Long-Term Stability Using High-Order Rotational Transition Probing and Slot-Array Couplers., , , and . ISSCC, page 448-450. IEEE, (2020)Hybrid Input Power Balancing Method of Modular Power Converters for High Efficiency, High Reliability, and Enhanced Dynamic Performance., , and . IEEE Trans. Ind. Electron., 69 (5): 5132-5141 (2022)Gamma curve determination for each individual pixel on high-resolution flat panel display., , , , , and . EUSIPCO, page 1795-1799. IEEE, (2015)Non-native pronunciation variation modeling using an indirect data driven method., , and . ASRU, page 231-236. IEEE, (2007)A 450-fs jitter PVT-robust fractional-resolution injection-locked clock multiplier using a DLL-based calibrator with replica-delay-cells., , and . VLSIC, page 142-. IEEE, (2015)A CMOS Molecular Clock Probing 231.061-GHz Rotational Line of OCS with Sub-PPB Long-Term Stability and 66-MW DC Power., , , , and . VLSI Circuits, page 113-114. IEEE, (2018)A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for ΔΣ PLLs., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (3): 635-644 (2015)