( en | de | ru )

 

Disambiguation of "Pettenghi, Héctor"

Author of the publication

copydeleteadd this publication to your clipboard
RNS processor using moduli sets of the form 2n±1.

, , , , and . Int. J. Circuit Theory Appl., 51 (7): 3432-3442 (July 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Héctor Calzado

Héctor Read

Héctor Gerbaldo

Héctor Hernández

Héctor Perassi

 

Other publications of authors with the same name

Operation Limits for RTD-Based MOBILE Circuits., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (2): 350-363 (2009)RNS processor using moduli sets of the form 2n±1., , , , and . Int. J. Circuit Theory Appl., 51 (7): 3432-3442 (July 2023)Method for Designing Efficient Mixed Radix Multipliers., , and . Circuits Syst. Signal Process., 33 (10): 3165-3193 (2014)DARNS: A randomized multi-modulo RNS architecture for double-and-add in ECC to prevent power analysis side channel attacks., , and . ASP-DAC, page 620-625. IEEE, (2013)Efficient implementation of multi-moduli architectures for Binary-to-RNS conversion., , and . ASP-DAC, page 819-824. IEEE, (2012)Self-latching operation limits for MOBILE circuits., , and . ISCAS, IEEE, (2006)Method to Design General RNS Reverse Converters for Extended Moduli Sets., , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (12): 877-881 (2013)RNS reverse converters based on the new Chinese Remainder Theorem I., and . ISCAS, page 830-833. IEEE, (2015)Efficient Method for Designing Modulo 2n ± k Multipliers., , and . J. Circuits Syst. Comput., (2014)A novel contribution to the RTD-based threshold logic family., , and . ISCAS, page 2350-2353. IEEE, (2008)