From post

An eDRAM-Based Computing-in-Memory Macro With Full-Valid-Storage and Channel-Wise-Parallelism for Depthwise Neural Network.

, , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (5): 2539-2543 (мая 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Single-Mode CMOS 6T-SRAM Macros With Keeper-Loading-Free Peripherals and Row-Separate Dynamic Body Bias Achieving 2.53fW/bit Leakage for AIoT Sensing Platforms., , , , , , , , , и 2 other автор(ы). ISSCC, стр. 184-186. IEEE, (2022)Reliability-Improved Read Circuit and Self-Terminating Write Circuit for STT-MRAM in 16 nm FinFET., , , , , , , и . ISCAS, стр. 595-599. IEEE, (2022)A Dual-Branch Autoencoder Network for Underwater Low-Light Polarized Image Enhancement., , , , и . Remote. Sens., 16 (7): 1134 (апреля 2024)An eDRAM-Based Computing-in-Memory Macro With Full-Valid-Storage and Channel-Wise-Parallelism for Depthwise Neural Network., , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (5): 2539-2543 (мая 2024)A 768.7-2124.2 TOPS/W Time-Domain Computing-in-Memory Macro With Low Static Leakage and Precision-Configurable TDC., , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (5): 2789-2793 (мая 2024)Robust Bearing-Only Localization Using Total Least Absolute Residuals Optimization., , и . Complex., (2020)Digitizing uncertainty modeling for reverse engineering applications: regression versus neural networks., и . J. Intell. Manuf., 13 (3): 189-199 (2002)Short-Term Capacity Adjustment with Offline Production for a Flexible Manufacturing System under Abnormal Disturbances., , и . Ann. Oper. Res., 107 (1-4): 83-100 (2001)Mapreduce-Apriori algorithm under cloud computing environment.. ICMLC, стр. 637-641. IEEE, (2015)