( en | de | ru )

 

Disambiguation of "Bhunia, Swarup"

Author of the publication

copydeleteadd this publication to your clipboard
GAARP: A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks.

, , , and . IEEE Trans. Computers, 54 (6): 752-766 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Asamanjoy Bhunia

Anirban Bhunia

Krishna Swarup Jauhri

 

Other publications of authors with the same name

Internet of Things security: Are we paranoid enough?. ICCE, page 1. IEEE, (2018)ENFIRE: An Energy-efficient Fine-grained Spatio-temporal Reconfigurable Computing Fabric (Abstact Only)., , , and . FPGA, page 275. ACM, (2016)Ultralow power computing with sub-threshold leakage: a comparative study of bulk and SOI technologies., , , and . DATE, page 856-861. European Design and Automation Association, Leuven, Belgium, (2006)A Flexible Architecture for Systematic Implementation of SoC Security Policies., , and . ICCAD, page 536-543. IEEE, (2015)Hardware Trojan attacks in embedded memory., , , , and . VTS, page 1-6. IEEE Computer Society, (2018)Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar., and . ISQED, page 697-701. IEEE Computer Society, (2008)A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks., , , and . ISQED, page 358-363. IEEE Computer Society, (2005)Energy Efficient Memory-based Inference of LSTM by Exploiting FPGA Overlay., , and . IJCNN, page 1-7. IEEE, (2023)ArtiFact: Architecture and CAD Flow for Efficient Formal Verification of SoC Security Policies., , and . ISVLSI, page 411-416. IEEE Computer Society, (2018)Robust Timing Attack Countermeasure on Virtual Hardware., , , and . ISVLSI, page 148-153. IEEE Computer Society, (2018)