Author of the publication

An Improved Dimensional Measurement Method of Staircase Patterns With Higher Precision in 3D NAND.

, , , , , , , and . IEEE Access, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

DMMC: A Polar Code Construction Method for Improving Performance in TLC NAND Flash., , , , , , and . IEEE Embed. Syst. Lett., 16 (2): 146-149 (June 2024)Gradual Channel Estimation Method for TLC NAND Flash Memory., , , , , and . IEEE Embed. Syst. Lett., 14 (1): 7-10 (2022)Efficient Data Recovery Technique for 3D TLC NAND Flash Memory based on WL Interference., , , , , and . IRPS, page 1-5. IEEE, (2021)Using Word Line (WL) Interference to Reduce Refresh Operations on 3D NAND Flash System., , , , and . ICTA, page 216-217. IEEE, (2021)An Improved Dimensional Measurement Method of Staircase Patterns With Higher Precision in 3D NAND., , , , , , , and . IEEE Access, (2020)LAEPS: LDPC LLR Adaptive Estimation Based on Pattern Set Distribution Variation in 3D Charge Trap NAND Flash Memories., , , , , , , and . ICTA, page 220-221. IEEE, (2021)Unleash Scaling Potential of 3D NAND with Innovative Xtacking® Architecture., , and . VLSI Technology and Circuits, page 254-255. IEEE, (2022)Adaptive Pulse Program Scheme to Improve the Vth Distribution for 3D NAND Flash., , , , , and . ISCAS, page 1-4. IEEE, (2020)Cycling Induced Trap Generation and Recovery Near the Top Select Gate Transistor in 3D NAND., , , , , , , , , and 5 other author(s). IRPS, page 1-5. IEEE, (2019)