( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Evaluation of TFET and FinFET devices and 32-Bit CLA circuits considering work function variation and line-edge roughness.

, , , , , и . ISCAS, стр. 2325-2328. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Pin Nie

Salomon Pin

Chia-Pin Chang

Pin-Chia Lee

Kai-Pin Tung

 

Другие публикации лиц с тем же именем

Stability and performance optimization of InGaAs-OI and GeOI hetero-channel SRAM cells., , , и . ESSDERC, стр. 77-80. IEEE, (2012)Evaluation of Read- and Write-Assist circuits for GeOI FinFET 6T SRAM cells., , , и . ISCAS, стр. 1122-1125. IEEE, (2014)Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells., , и . ISLPED, стр. 242-247. ACM, (2016)Exploration and evaluation of hybrid TFET-MOSFET monolithic 3D SRAMs considering interlayer coupling., , , и . ICICDT, стр. 1-4. IEEE, (2016)Investigation and optimization of monolithic 3D logic circuits and SRAM cells considering interlayer coupling., , , , и . ISCAS, стр. 1130-1133. IEEE, (2014)Evaluation of energy-efficient latch circuits with hybrid tunneling FET and FinFET devices for ultra-low-voltage applications., , , , , и . SoCC, стр. 339-344. IEEE, (2015)Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 20 (7): 1201-1210 (2012)BSIMPD: a partial-depletion SOI MOSFET model for deep-submicron CMOS designs., , , , и . CICC, стр. 197-200. IEEE, (2000)A unified model for partial-depletion and full-depletion SOI circuit designs: using BSIMPD as a foundation., , , , , , и . CICC, стр. 241-244. IEEE, (2003)Variation tolerant CLSAs for nanoscale Bulk-CMOS and FinFET SRAM., , , , и . APCCAS, стр. 471-474. IEEE, (2012)