( en | de | ru )

 

Disambiguation of "Valle, Maurizio"

Author of the publication

copydeleteadd this publication to your clipboard
A VLSI Module for Analog Adaptive Neural Architectures.

, , and . VLSI, volume A-1 of IFIP Transactions, page 177-186. North-Holland, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandro Valle

(_1hn1_1hn2_1hn3I)-ADAM und (_1hn9_1hn9_1hnmTc)-TRODAT-1: szintigraphische In-vivo-Darstellung der serotonergen und dopaminergen Transportersysteme anhand von Micro-SPECT im ZNS von Ratten. Uni München, (2009)

Maurizio Podda

Maurizio Venturini

Maurizio Zanazzi

Maurizio Serva

 

Other publications of authors with the same name

System verification of flexray communication networks through behavioral simulations., and . BMAS, page 1-6. IEEE, (2010)Embedded Electrotactile Feedback System for Hand Prostheses Using Matrix Electrode and Electronic Skin., , , and . IEEE Trans. Biomed. Circuits Syst., 15 (5): 912-925 (2021)Gradient Descent Learning Algorithm for Hierarchical Neural Networks: A Case Study in Industrial Quality., , , and . IWANN (2), volume 1607 of Lecture Notes in Computer Science, page 578-587. Springer, (1999)Smart readout design for tactile sensing devices., , and . ICECS, page 476-479. IEEE, (2011)SPICE model for Piezoelectric Bender Generators., , and . ICECS, page 587-590. IEEE, (2009)A VLSI Module for Analog Adaptive Neural Architectures., , and . VLSI, volume A-1 of IFIP Transactions, page 177-186. North-Holland, (1991)High abstraction level CAD tool implementation of MOS drain current models., and . Microelectron. J., 40 (8): 1225-1234 (2009)Assessment of Recurrent Spiking Neural Networks on Neuromorphic Accelerators for Naturalistic Texture Classification., , , and . PRIME, page 285-288. IEEE, (2023)Perspectives on dedicated hardware implementations., and . ESANN, page 45-56. (2001)Modelling mismatch effects in CMOS translinear loops and current mode multipliers., and . ECCTD, page 373-376. IEEE, (2005)