( en | de | ru )

 

Disambiguation of "Wong, S. Simon"

Author of the publication

copydeleteadd this publication to your clipboard
Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory.

, , , , and . ISSCC, page 406-408. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Simon S Lee

Walter Wong

Limsoon Wong

Wei-chwen Wong

Yu Man James Wong

 

Other publications of authors with the same name

Design Strategy of On-Chip Inductors for Highly Integrated RF Systems., and . DAC, page 982-987. ACM Press, (1999)Design of a 10GHz clock distribution network using coupled standing-wave oscillators., , , and . DAC, page 682-687. ACM, (2003)Array Architecture for a Nonvolatile 3-Dimensional Cross-Point Resistance-Change Memory., and . IEEE J. Solid State Circuits, 46 (9): 2158-2170 (2011)Near speed-of-light signaling over on-chip electrical interconnects., , , and . IEEE J. Solid State Circuits, 38 (5): 834-838 (2003)A Fully Integrated RF Front-End with Independent RX/TX Matching and +20dBm Output Power for WLAN Applications., , , , , and . ISSCC, page 564-622. IEEE, (2007)Factorization for analog-to-digital matrix multiplication., , and . ICASSP, page 1061-1065. IEEE, (2015)Serial-parallel FFT array processor., and . IEEE Trans. Signal Process., 41 (3): 1472-1476 (1993)4 Bits/cell Hybrid 1F1R for High Density Embedded Non-Volatile Memory and its Application for Compute in Memory., , , , , , , and . VLSI Technology and Circuits, page 244-245. IEEE, (2022)24.2 A 2.5GHz 7.7TOPS/W switched-capacitor matrix multiplier with co-designed local memory in 40nm., and . ISSCC, page 418-419. IEEE, (2016)Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory., , , , and . ISSCC, page 406-408. IEEE, (2012)