( en | de | ru )

 

Disambiguation of "Stadelmayer, Markus"

Author of the publication

copydeleteadd this publication to your clipboard
Design of an Integrated Subretinal Implant using Cellular Neural Networks for Binary Image Generation in a 130 nm BiCMOS Process.

, , , , , , , , , , , , , and . EMBC, page 5268-5273. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Franz Stadelmayer

Danny Stadelmayer

Siegfried Stadelmayer

Bernd Rüdiger Stadelmayer

Franz Ludwig Kurt Stadelmayer

 

Other publications of authors with the same name

Improved Target Detection and Feature Extraction using a Complex-Valued Adaptive Sine Filter on Radar Time Domain Data., , , , and . EUSIPCO, page 1745-1749. IEEE, (2021)A Low-Power Edge-Combining Transmitter Using Quadrature Signals for FSK Modulation., , , and . ISCAS, page 1-5. IEEE, (2021)A Receiver with Adiabatic and Harmonically Enriched Double-Frequency N-Path Drive., , and . ISCAS, page 245-248. IEEE, (2022)A 1.2-V 180-nm CMOS Low-Power Multi-Band Ring Oscillator based Frequency Synthesizer for Edge-Combining Transmitters., , , and . NEWCAS, page 22-25. IEEE, (2020)From microwatt to gigabit: challenges of modern radio design., , , , , , and . Elektrotech. Informationstechnik, 135 (1): 76-82 (2018)A 0.5-V 180-nm CMOS Switched-Capacitor Temperature Sensor with 319 nJ/measurement., , and . NEWCAS, page 1-4. IEEE, (2019)A 1.2-V, 1.8-GHz low-power PLL using a class-F VCO for driving 900-MHz SRD band SC-circuits., , , and . ISLPED, page 37-42. ACM, (2020)Human Activity Classification Using mm-Wave FMCW Radar by Improved Representation Learning., , , , and . mmNets@MobiCom, page 1:1-1:6. ACM, (2020)Design of an Integrated Subretinal Implant using Cellular Neural Networks for Binary Image Generation in a 130 nm BiCMOS Process., , , , , , , , , and 4 other author(s). EMBC, page 5268-5273. IEEE, (2019)A combination of a digital foreground and background calibration for a 16 bit and 200MS/s pipeline analog-to-digital converter., , , , and . ECCTD, page 1-4. IEEE, (2017)