From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

HiRecS: A Hierarchical Contextual Location Recommendation System.

R. Baral, S. Iyengar, X. Zhu, T. Li, и P. Sniatala. IEEE Trans. Comput. Social Systems, 6 (5): 1020-1037 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Pawel Golak

Pawel Urbanski

Pawel Durek

Sascha Pawel

Pawel Silberring

Другие публикации лиц с тем же именем

Sensor Fusion Algorithm Implementation on Microchip PIC Microcontroller.S. Arriarán, C. Valdez, K. Lau, M. Amini, M. Kropidlowski, и P. Sniatala. MIXDES, стр. 277-281. IEEE, (2020)SI-Studio, a layout generator of current mode circuits.A. Handkiewicz, S. Szczesny, M. Naumowicz, P. Katarzynski, M. Melosik, P. Sniatala, и M. Kropidlowski. Expert Syst. Appl., 42 (6): 3205-3218 (2015)HiRecS: A Hierarchical Contextual Location Recommendation System.R. Baral, S. Iyengar, X. Zhu, T. Li, и P. Sniatala. IEEE Trans. Comput. Social Systems, 6 (5): 1020-1037 (2019)Improving Dual-Slope A/D Converter with Noise-Shaping and Digital Filtering Techniques.P. Sniatala, D. Makowski, J. Goes, W. Machowski, и S. Arriarán. MIXDES, стр. 236-240. IEEE, (2019)A/D converter based on a new memory cell implemented using the switched current technique.P. Sniatala, и A. Botha. Microelectron. Reliab., 44 (5): 861-867 (2004)A hybrid current-mode passive second-order continuous-time ΣΔ modulator.P. Sniatala, M. Naumowicz, J. de Melo, N. Paulino, и J. Goes. MIXDES, стр. 117-120. IEEE, (2014)A review of AI and Data Science support for cancer management.E. Parimbelli, S. Wilk, R. Cornet, P. Sniatala, K. Sniatala, S. Glaser, I. Fraterman, A. Boekhout, M. Ottaviano, и M. Peleg. Artif. Intell. Medicine, (2021)Automated design and layout generation for switched current circuits.P. Sniatala, и R. Rudnicki. ISCAS, IEEE, (2006)Symbolic analysis approach to settling time minimization in sc networks.A. Handkiewicz, и P. Sniatala. I. J. Circuit Theory and Applications, 23 (4): 357-368 (1995)FPGA Chip as a System Master for Hardware Aided Parallel Computing.J. Pierzchlewski, P. Sniatala, B. Nowakowski, A. Rybarczyk, и W. Wencel. PARELEC, стр. 220-226. IEEE Computer Society, (2006)

BibSonomy

Disambiguation