( en | de | ru )

 

Disambiguation of "Beuchat, Jean-Luc"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware Reconfigurable Neural Networks.

, , and . IPPS/SPDP Workshops, volume 1388 of Lecture Notes in Computer Science, page 91-98. Springer, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Luc Wolfender

Jean-Luc Rebière

Jean-Luc Boevé

Jean-Luc Régnier

Jean-Luc Wagner

 

Other publications of authors with the same name

Von Neumann's 29-state cellular automaton: a hardware implementation., and . IEEE Trans. Educ., 43 (3): 300-308 (2000)Multiplication over Fpm on FPGA: A Survey., , , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 214-225. Springer, (2007)Modular Multiplication for FPGA Implementation of the IDEA Block Cipher.. ASAP, page 412-422. IEEE Computer Society, (2003)A Low-Area Unified Hardware Architecture for the AES and the Cryptographic Hash Function Grøstl., , , , and . IACR Cryptology ePrint Archive, (2012)A low-area unified hardware architecture for the AES and the cryptographic hash function ECHO., , and . J. Cryptogr. Eng., 1 (2): 101-121 (2011)An On-Line Arithmetic-Based Reconfigurable Neuroprocessor., and . IPPS/SPDP Workshops, volume 1586 of Lecture Notes in Computer Science, page 700-702. Springer, (1999)Compact implementations of BLAKE-32 and BLAKE-64 on FPGA., , and . FPT, page 170-177. IEEE, (2010)An Algorithm for the ηT Pairing Calculation in Characteristic Three and its Hardware Implementation., , , and . IACR Cryptology ePrint Archive, (2006)Hardware Reconfigurable Neural Networks., , and . IPPS/SPDP Workshops, volume 1388 of Lecture Notes in Computer Science, page 91-98. Springer, (1998)A Digital Identity in the Hands of Swiss Citizens., and . IACR Cryptol. ePrint Arch., (2023)