Author of the publication

Design of power efficient FPGA based hardware accelerators for financial applications.

, , and . NORCHIP, page 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters., , and . VLSI-SoC (Selected Papers), volume 313 of IFIP Advances in Information and Communication Technology, page 174-190. Springer, (2008)Guest Editorial: Special Section on Emerging and Impacting Trends on Computer Arithmetic., , , and . IEEE Trans. Emerg. Top. Comput., 10 (3): 1239-1240 (2022)Unified Digit Selection for Radix-4 Recurrence Division and Square Root., , , , , and . IEEE Trans. Computers, 73 (1): 292-300 (January 2024)Design of power efficient FPGA based hardware accelerators for financial applications., , and . NORCHIP, page 1-4. IEEE, (2012)Power characterization of digital filters implemented on FPGA., , , and . ISCAS (5), page 801-804. IEEE, (2002)Twenty years of research on RNS for DSP: Lessons learned and future perspectives., , , and . ISIC, page 436-439. IEEE, (2014)FPGA Based Acceleration of Decimal Operations.. ReConFig, page 146-151. IEEE Computer Society, (2011)Low-Power Division: Comparison among Implementations of Radix 4, 8 and 16., and . IEEE Symposium on Computer Arithmetic, page 60-. IEEE Computer Society, (1999)A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture., and . IEEE Trans. Computers, 56 (6): 727-739 (2007)FPGA implementation of decimal processors for hardware acceleration., , and . NORCHIP, page 1-4. IEEE, (2011)