( en | de | ru )

 

Disambiguation of "Li, Xiaowei"

Author of the publication

copydeleteadd this publication to your clipboard
IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults.

, , and . DATE, page 238-243. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaowei Wu

Xiaowei Lan

Xiaowei Xu

Xiaowei Chen

Xiaowei Ding

 

Other publications of authors with the same name

An approach to behavioral synthesis for loop-based BIST., and . ISCAS (6), page 374-377. IEEE, (1999)Formal Verification Techniques Based on Boolean Satisfiability Problem., , and . J. Comput. Sci. Technol., 20 (1): 38-47 (2005)Electromagnetically induced transparency and slow light in two-mode optomechanics, , , , , and . Opt. Express, 21 (10): 12165--12173 (May 20, 2013)Hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant NoC., , , , , , and . ASP-DAC, page 493-498. IEEE, (2012)Set-Membership Filtering with Quadratic Inequality Constraints., , , , , , and . ICCAIS, page 1-6. IEEE, (2019)The facility location problem with maximum distance constraint., and . Inf. Process. Lett., (February 2024)EcoUp: Towards Economical Datacenter Upgrading., , , and . IEEE Trans. Parallel Distributed Syst., 27 (7): 1968-1981 (2016)RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (12): 3053-3064 (2015)Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (5): 531-540 (2007)Abstraction-Guided Simulation Using Markov Analysis for Functional Verification., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (2): 285-297 (2016)