Author of the publication

A 0.9-V 0.2-μW CMOS single-opamp-based switched-opamp ΣΔ modulator for pacemaker applications.

, , and . ISCAS (5), page 185-188. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Transformer-based dual-band VCO and ILFD for wide-band mm-Wave LO generation., and . CICC, page 1-4. IEEE, (2013)A 0.6V 2.2mW 58-to-73GHz divide-by-4 injection-locked frequency divider., and . CICC, page 1-4. IEEE, (2012)A 3.1-8.0 GHz MB-OFDM UWB transceiver in 0.18μm CMOS., , , , , and . CICC, page 651-654. IEEE, (2007)A 1-V 10.7-MHz switched-opamp bandpass ΣΔ modulator using double-sampling finite-gain-compensation technique., , and . IEEE J. Solid State Circuits, 37 (10): 1215-1225 (2002)Injection-Locking Techniques for CMOS Millimeter-Wave and Terahertz Signal Generation., and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (7): 3037-3043 (2022)An inductor-less fractional-N injection-locked PLL with a spur-and-phase-noise filtering technique., , , , and . VLSI Circuits, page 1-2. IEEE, (2016)A 0.9GHz-5.8GHz SDR receiver front-end with transformer-based current-gain boosting and 81-dB 3rd-order-harmonic rejection ratio., , , , and . ESSCIRC, page 181-184. IEEE, (2013)A 4-Path 42.8-to-49.5 GHz LO Generation With Automatic Phase Tuning for 60 GHz Phased-Array Receivers., , and . IEEE J. Solid State Circuits, 48 (10): 2309-2322 (2013)PLLs, VCOs, and dividers., and . CICC, page 1-2. IEEE, (2012)A 0.9-V 0.2-μW CMOS single-opamp-based switched-opamp ΣΔ modulator for pacemaker applications., , and . ISCAS (5), page 185-188. IEEE, (2002)