( en | de | ru )

 

Disambiguation of "Scherer, Moritz"

Author of the publication

copydeleteadd this publication to your clipboard
Bioformers: Embedding Transformers for Ultra-Low Power sEMG-based Gesture Recognition.

, , , , , , , and . DATE, page 1443-1448. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Moritz Robert Scherer

Moritz Martens

Establishing properties of interaction systems. Uni Mannheim, (2009)

Wilhelm Scherer

Michael Scherer

Josef Scherer

 

Other publications of authors with the same name

CUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration with Better-than-Binary Energy Efficiency., , , and . CoRR, (2020)Towards Always-on Event-based Cameras for Long-lasting Battery-operated Smart Sensor Nodes., , , , and . I2MTC, page 1-6. IEEE, (2021)Automatic image-based pedicle screw planning., , , , , and . Medical Imaging: Image-Guided Procedures, volume 11598 of SPIE Proceedings, SPIE, (2021)A 1036 TOp/s/W, 12.2 mW, 2.72 μJ/Inference All Digital TNN Accelerator in 22 nm FDX Technology for TinyML Applications., , , , and . COOL CHIPS, page 1-3. IEEE, (2022)SmartAid: A Low-Power Smart Hearing Aid For Stutterers., , and . SAS, page 1-6. IEEE, (2019)Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With At-MRAM Neural Engine., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 59 (7): 2055-2069 (July 2024)Bioformers: Embedding Transformers for Ultra-Low Power sEMG-based Gesture Recognition., , , , , , , and . DATE, page 1443-1448. IEEE, (2022)TinyRadarNN: Combining Spatial and Temporal Convolutional Neural Networks for Embedded Gesture Recognition With Short Range Radars., , , , , and . IEEE Internet Things J., 8 (13): 10336-10346 (2021)7 μJ/inference end-to-end gesture recognition from dynamic vision sensor data using ternarized hybrid convolutional neural networks., , , and . Future Gener. Comput. Syst., (December 2023)Siracusa: A Low-Power On-Sensor RISC-V SoC for Extended Reality Visual Processing in 16nm CMOS., , , , , , , , , and 2 other author(s). ESSCIRC, page 217-220. IEEE, (2023)