Author of the publication

An energy-efficient dynamic memory address mapping mechanism.

, , , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Hardware Prefetching Mechanism for Vector Gather Instructions., , , and . IA3@SC, page 59-66. IEEE, (2019)A Metadata Prefetching Mechanism for Hybrid Memory Architectures., , , , and . COOL CHIPS, page 1-3. IEEE, (2021)I/O Performance of the SX-Aurora TSUBASA., , , , , , and . IPDPS Workshops, page 27-35. IEEE, (2020)A Directive Generation Approach Using User-Defined Rules., , , and . CANDAR, page 515-521. IEEE Computer Society, (2016)Designing an Open Database of System-Aware Code Optimizations., , and . CANDAR, page 369-374. IEEE Computer Society, (2017)CheCL: Transparent Checkpointing and Process Migration of OpenCL Applications., , , , and . IPDPS, page 864-876. IEEE, (2011)Performance Evaluation of Tsunami Evacuation Route Planning on Multiple Annealing Machines., , , , and . CF, page 185-188. ACM, (2023)Optimization of the Himeno Benchmark for SX-Aurora TSUBASA., , , , , and . Bench, volume 12614 of Lecture Notes in Computer Science, page 127-143. Springer, (2020)A History-Based Performance Prediction Model with Profile Data Classification for Automatic Task Allocation in Heterogeneous Computing Systems., , , and . ISPA, page 135-142. IEEE Computer Society, (2011)File I/O Cache Performance of Supercomputer Fugaku Using an Out-of-Core Direct Numerical Simulation Code of Turbulence., , , , , , , , , and . ICCS (6), volume 14837 of Lecture Notes in Computer Science, page 173-187. Springer, (2024)