( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI.

, , , , , , и . ISSCC, стр. 370-371. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kieran Daly

Marwa Daly

Hesham Daly

Ulvi Dalyan

Boubakar Barry

 

Другие публикации лиц с тем же именем

A 6.4Gb/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems., , , , , , , , , и 6 other автор(ы). ISSCC, стр. 306-307. IEEE, (2013)A 40-Gb/s serial link transceiver in 28-nm CMOS technology., , , , , , , , , и 4 other автор(ы). VLSIC, стр. 1-2. IEEE, (2014)A 4×40 Gb/s quad-lane CDR with shared frequency tracking and data dependent jitter filtering., , , , , , , , , и 4 other автор(ы). VLSIC, стр. 1-2. IEEE, (2014)A 6.4/3.2/1.6 Gb/s low power interface with all digital clock multiplier for on-the-fly rate switching., , , , , , , , , и . CICC, стр. 1-4. IEEE, (2012)A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI., , , , , , и . ISSCC, стр. 370-371. IEEE, (2010)Elastic registration using 3D ChainMail: application to virtual colonoscopy., , и . Medical Imaging: Image Processing, том 6144 из SPIE Proceedings, стр. 61442Y. SPIE, (2006)A 6.4-Gb/s Near-Ground Single-Ended Transceiver for Dual-Rank DIMM Memory Interface Systems., , , , , , , , , и 8 other автор(ы). IEEE J. Solid State Circuits, 49 (1): 127-139 (2014)A 2.3-4GHz injection-locked clock multiplier with 55.7% lock range and 10-ns power-on., , , , , и . CICC, стр. 1-4. IEEE, (2012)