Author of the publication

Powerline Communication for Enhanced Connectivity in Neuromorphic Systems.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1897-1906 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Comprehensive BIST Solution for Polar Transceivers Using On-Chip Resources., , , , , and . ACM Trans. Design Autom. Electr. Syst., 23 (1): 2:1-2:21 (2017)SocialHBC: Social Networking and Secure Authentication using Interference-Robust Human Body Communication.. ISLPED, page 34-39. ACM, (2016)Analysis and Design Considerations for Achieving the Fundamental Limits of Phase Noise in mmWave Oscillators With On-Chip MEMS Resonator., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (4): 1108-1112 (2021)EM-X-DL: Efficient Cross-device Deep Learning Side-channel Attack With Noisy EM Signatures., , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (1): 4:1-4:17 (2022)Design of process variation tolerant radio frequency low noise amplifier., and . ISCAS, page 392-395. IEEE, (2008)A holistic approach to accurate tuning of RF systems for large and small multiparameter perturbations., , , and . VTS, page 331-336. IEEE Computer Society, (2010)A 4-32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 49 (12): 3079-3090 (2014)Sub-μWRComm: 415-nW 1-10-kb/s Physically and Mathematically Secure Electro-Quasi-Static HBC Node for Authentication and Medical Applications., , , , , , , , and . IEEE J. Solid State Circuits, 56 (3): 788-802 (2021)OpenSerDes: An Open Source Process-Portable All-Digital Serial Link., , and . DATE, page 386-391. IEEE, (2021)A 1.15μW 5.54mm3 Implant with a Bidirectional Neural Sensor and Stimulator SoC utilizing Bi-Phasic Quasi-static Brain Communication achieving 6kbps-10Mbps Uplink with Compressive Sensing and RO-PUF based Collision Avoidance., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2021)