Author of the publication

FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding.

, , , , and . SoCC, page 423-426. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding., , , , and . SoCC, page 423-426. IEEE, (2009)The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation., , , and . J. Univers. Comput. Sci., 13 (3): 349-362 (2007)An approach: FPGA based dynamically reconfigurable architecture to enable several scheme controls for power converters., , and . CCE, page 1-6. IEEE, (2012)Parallel architecture dedicated to connected component analysis., , , and . ICPR, page 699-703. IEEE Computer Society, (1996)Dynamic Slowdown and Partial Reconfiguration to Optimize Energy in FPGA Based Auto-adaptive SoPC., , and . DELTA, page 153-157. IEEE Computer Society, (2008)High performance scalable hardware SOM architecture for real-time vector quantization., , and . IPAS, page 256-261. IEEE, (2018)Scalable, dynamic and growing hardware self-organizing architecture for real-time vector quantization., , , , and . ICECS, page 1-4. IEEE, (2020)A Multi-Application, Scalable and Adaptable Hardware SOM Architecture., , , , and . IJCNN, page 1-8. IEEE, (2019)Cluster-Based Hybrid Reconfigurable Architecture for Auto-adaptive SoC., , and . ICECS, page 979-982. IEEE, (2007)VLSI Architecture and FPGA Implementation of a Hybrid Message-Embedded Self-Synchronizing Stream Cipher., , , , and . DELTA, page 386-389. IEEE Computer Society, (2008)