( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 3.5-GHz PLL for fast low-IF/zero-IF LO switching in an 802.11 transceiver.

, , , и . IEEE J. Solid State Circuits, 40 (9): 1909-1921 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Laurence Victor Vito

Vito Giustiniani

Vito Pinto

Vito Stancanelli

Vito Roberto

 

Другие публикации лиц с тем же именем

Differentially "bathtub"-tuned CMOS VCO using inductively coupled varactors., , и . ESSCIRC, стр. 501-504. IEEE, (2003)Stable high-order delta-sigma digital-to-analog converters., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (1): 200-205 (2004)Nonlinearity correction for multibit ΔΣ DACs., , , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (6): 1033-1041 (2005)A power efficient channel selection filter/coarse AGC with no range switching transients., , и . CICC, стр. 21-24. IEEE, (2003)High-Performance CMOS TIA for Data Center Optical Interconnects., , , , , , и . BCICTS, стр. 9-16. IEEE, (2022)7V tristate-capable output buffer implemented in standard 2.5 V CMOS process., и . CICC, стр. 497-500. IEEE, (2001)A -94 dBc/Hz@100 kHz, fully-integrated, 5-GHz, CMOS VCO with 18% tuning range for Bluetooth applications., , и . CICC, стр. 201-204. IEEE, (2001)Testing the double low-IF receiver architecture., и . PIMRC, стр. 370-374. IEEE, (1998)A 3.5-GHz PLL for fast low-IF/zero-IF LO switching in an 802.11 transceiver., , , и . IEEE J. Solid State Circuits, 40 (9): 1909-1921 (2005)