From post

Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA.

, и . ACM Trans. Reconfigurable Technol. Syst., 4 (4): 37:1-37:17 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем