Author of the publication

Favorable Block First: A Comprehensive Cache Scheme to Accelerate Partial Stripe Recovery of Triple Disk Failure Tolerant Arrays.

, , , , and . ICPP, page 221-230. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Pinned loads: taming speculative loads in secure processors., , , , and . ASPLOS, page 314-328. ACM, (2022)TAROT: A CXL SmartNIC-Based Defense Against Multi-bit Errors by Row-Hammer Attacks., , , , , , , , , and 1 other author(s). ASPLOS (3), page 981-998. ACM, (2024)Favorable Block First: A Comprehensive Cache Scheme to Accelerate Partial Stripe Recovery of Triple Disk Failure Tolerant Arrays., , , , and . ICPP, page 221-230. IEEE Computer Society, (2017)Graphite: optimizing graph neural networks on CPUs through cooperative software-hardware techniques., , , , , and . ISCA, page 916-931. ACM, (2022)SAVE: Sparsity-Aware Vector Engine for Accelerating DNN Training and Inference on CPUs., , , , , and . MICRO, page 796-810. IEEE, (2020)Speculation Invariance (InvarSpec): Faster Safe Execution Through Program Analysis., , , , , , , and . MICRO, page 1138-1152. IEEE, (2020)HUBPA: high utilization bidirectional pipeline architecture for neuromorphic computing., , , , , and . ASP-DAC, page 249-254. ACM, (2019)SparseTrain: Leveraging Dynamic Sparsity in Software for Training DNNs on General-Purpose SIMD Processors., , , , and . PACT, page 279-292. ACM, (2020)ReCom: An efficient resistive accelerator for compressed deep neural networks., , , , and . DATE, page 237-240. IEEE, (2018)Comparative Reasoning for Knowledge Graph Fact Checking., , , and . IEEE Big Data, page 2309-2312. IEEE, (2022)