( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Lateral NWFET optimization for beyond 7nm nodes.

, , , , , , , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Raghavan Vallur

Praveen Konidala

Paurush Praveen

Sarada Raghavan

Raghavan Chinnadurai

 

Другие публикации лиц с тем же именем

Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors., , , , и . ACM Trans. Design Autom. Electr. Syst., 12 (4): 41 (2007)Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes., , , , , и . DAC, стр. 51:1-51:6. ACM, (2017)Exploiting finite precision information to guide data-flow mapping., , , , и . DAC, стр. 248-253. ACM, (2010)CMOS low-power transceivers for 60GHz multi Gbit/s communications., , , , , , , , , и 7 other автор(ы). CICC, стр. 1-8. IEEE, (2013)The defect-centric perspective of device and circuit reliability - From individual defects to circuits., , , , , , , , , и 5 other автор(ы). ESSDERC, стр. 218-225. IEEE, (2015)Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction- and Data-Level Parallelism., , , , и . PATMOS, том 4148 из Lecture Notes in Computer Science, стр. 12-23. Springer, (2006)Exploration of Soft-Output MIMO Detector Implementations on Massive Parallel Processors., , , , , и . J. Signal Process. Syst., 64 (1): 75-92 (2011)How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?, , , , и . ICCAD, стр. 87. ACM, (2016)Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor., , , , и . VLSI Design, стр. 201-207. IEEE Computer Society, (2008)Novel energy-efficient scalable soft-output SSFE MIMO detector architectures., , , , , и . ICSAMOS, стр. 165-171. IEEE, (2009)