( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining.

, , , , и . DATE, стр. 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Dimitrakópoulos

Giorgos Stamates

Giorgos Stamtsis

Giorgos Kravaritis

Giorgos Xeropaïdes

 

Другие публикации лиц с тем же именем

Merged Switch Allocation and Traversal in Network-on-Chip Switches., , и . IEEE Trans. Computers, 62 (10): 2001-2012 (2013)On Modulo 2^n+1 Adder Design., и . IEEE Trans. Computers, 61 (2): 173-186 (2012)Task-Based Parallel Programming for Gate Sizing., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (4): 1309-1322 (апреля 2023)Automatic Generation of Peak-Power Traffic for Networks-on-Chip., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (1): 96-108 (2019)An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures., , , , , , и . ACM Trans. Archit. Code Optim., 13 (2): 22:1-22:26 (2016)Low-cost fault-tolerant switch allocator for network-on-chip routers., и . INA-OCMC@HiPEAC, стр. 25-28. ACM, (2012)Virtual-Channel Flow Control Across Mesochronous Clock Domains., , и . MOCAST, стр. 1-4. IEEE, (2022)ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture., , , , и . NOCS, стр. 135-142. IEEE, (2014)LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 20 (8): 1510-1523 (2012)Memristive Learning Cellular Automata: Theory and Applications., , , , , , , , и . MOCAST, стр. 1-5. IEEE, (2020)