Author of the publication

High-Speed Serializing/De-Serializing Design-For-Test Method for Evaluating a 1 GHz Microprocessor.

, , , , , , and . VTS, page 234-238. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Tydi-lang: A Language for Typed Streaming Hardware., , , , , , and . SC Workshops, page 520-529. ACM, (2023)SALoBa: Maximizing Data Locality and Workload Balance for Fast Sequence Alignment on GPUs., , , , , , , and . IPDPS, page 728-738. IEEE, (2022)Invited speakers II - Real-time supercomputing and technology for games and entertainment.. SC, page 199. ACM Press, (2006)Supporting Columnar In-memory Formats on FPGA: The Hardware Design of Fletcher for Apache Arrow., , , , and . ARC, volume 11444 of Lecture Notes in Computer Science, page 32-47. Springer, (2019)Distributing a Class of Sequential Programs.. MPC, volume 669 of Lecture Notes in Computer Science, page 139-162. Springer, (1992)High-Speed Serializing/De-Serializing Design-For-Test Method for Evaluating a 1 GHz Microprocessor., , , , , , and . VTS, page 234-238. IEEE Computer Society, (1998)A high-bandwidth snappy decompressor in reconfigurable logic: work-in-progress., , , , and . CODES+ISSS, page 16. IEEE / ACM, (2018)Second-Generation Big Data Systems., , and . Computer, 48 (1): 36-41 (2015)ThymesisFlow: A Software-Defined, HW/SW co-Designed Interconnect Stack for Rack-Scale Memory Disaggregation., , , , , , and . MICRO, page 868-880. IEEE, (2020)Battling the CPU Bottleneck in Apache Parquet to Arrow Conversion Using FPGA., , , , , and . FPT, page 281-286. IEEE, (2020)