( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power consumption analysis and energy efficient optimization for turbo decoder implementation.

, , , , и . SoC, стр. 12-17. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Loïg Jezequel

Michel Georg Michel

Michel Ghazal

Prognostische Relevanz der Schildwächterlymphknotenbiopsie beim malignen Melanom. MedH Hannover, (2009)

Christine Michel

Malaise dans l'érotisme: Darstellungen sexueller Praktiken und Formen in der französischsprachigen Literatur der Gegenwart. Uni Marburg, (2008)

Michel Rocco

 

Другие публикации лиц с тем же именем

Analysis of the Convergence Process by EXIT Charts for Parallel Implementations of Turbo Decoders., , и . IEEE Communications Letters, 17 (7): 1427-1430 (2013)Application of the error impulse method in the design of high-order turbo coded modulation., , , и . ITW, стр. 41-44. IEEE, (2002)Multi-User Digital Beamforming Based on Path Angle Information for mm-Wave MIMO Systems., , , , и . WSA, стр. 1-6. VDE Verlag / IEEE, (2020)A Flexible Architecture For Block Turbo Decoders Using BCH Or Reed-Solomon Components Codes., , , и . ISVLSI, стр. 430-431. IEEE Computer Society, (2006)Design, Implementation and Prototyping of a Flexible Architecture Dedicated to Block Turbo Decoding., , , и . ReCoSoC, стр. 152-159. Univ. Montpellier II, (2006)Semi-iterative analog turbo decoding., , , и . ISCAS, IEEE, (2006)A Dedicated Approach to Explore Design Space for Hardware Architecture of Turbo Decoders., , , , , , и . SiPS, стр. 288-293. IEEE, (2012)Multiple parallel concatenation of circular recursive systematic convolutional (Crsc ) codes., , и . Ann. des Télécommunications, 54 (3-4): 166-172 (1999)Semi-Iterative Analog Turbo Decoding., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (6): 1305-1316 (2007)Study of a cosmic ray impact on combinatorial logic circuits of an 8bit SAR ADC in 65nm CMOS technology., , , и . MWSCAS, стр. 241-244. IEEE, (2013)