Author of the publication

Harmonic elimination procedure for cascaded multilevel inverters having a particular even number of dc sources.

, , , , , , and . IECON, page 1249-1254. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Selective harmonic mitigation-pulse amplitude modulation technique for 7-level inverters., , , and . ISIE, page 1-6. IEEE, (2023)A comparison between SHE and SHM techniques based on PAWM for CHB multilevel inverters., , , and . ICCAD, page 1-6. IEEE, (2023)Mixed harmonic elimination and reduction technique for single phase nine level converters., , , , and . ISIE, page 756-761. IEEE, (2017)Selective harmonic elimination in a seven level cascaded multilevel inverter based on graphical analysis., , , , and . IECON, page 2563-2568. IEEE, (2016)A deterministic harmonics mitigation technique for five-level inverters., , , and . IECON, page 1007-1013. IEEE, (2014)Harmonic elimination procedure for cascaded multilevel inverters having a particular even number of dc sources., , , , , , and . IECON, page 1249-1254. IEEE, (2018)An analytical algorithm for Selective Harmonic Elimination and efficient control in five-level inverters., , , and . ISIE, page 1-6. IEEE, (2013)Seven-level cascaded inverters for Uninterruptible Power Supply (UPS) applications., , , and . IECON, page 1549-1554. IEEE, (2019)SHE formulation for five level inverters with unequal DC sources., , and . ICIT, page 1167-1172. IEEE, (2015)Graphical THD minimization procedure for single phase five-level converters., , , , , and . ISIE, page 733-738. IEEE, (2017)