( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design and implementation of application-specific instruction-set processor design for high-throughput multi-standard wireless orthogonal frequency division multiplexing baseband processor.

, , , , , и . IET Circuits Devices Syst., 9 (3): 191-203 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohamed Salah Shalash

Ahmed Fattah Ahmed Ahmed

Hassan cheikh Ahmed

Mohamed Aly Ahmed

Ejaz Ahmed

 

Другие публикации лиц с тем же именем

Theoretical and practical limits of next-generation high-speed digital subscriber loops., и . IEEE Trans. Commun., 48 (9): 1447-1450 (2000)A reconfigurable baseband processor for wireless OFDM synchronization sub-system., , и . ISCAS, стр. 2385-2388. IEEE, (2011)Memory conflict analysis for a multi-standard, reconfigurable turbo decoder., , , и . ISCAS, стр. 2701-2704. IEEE, (2011)All digital time tracking loop for DVB-H and DVB-T., и . ISCAS, стр. 458-461. IEEE, (2011)Throughput maximizing FIR filterbank for MIMO LTI wireline channels., и . ICC, стр. 16-20. IEEE, (2004)Low complexity maximum likelihood estimation of time and frequency offset for DVB-T2., , и . NEWCAS, стр. 1-4. IEEE, (2013)FPGA Implementation of an ASIP for high throughput DFT/DCT 1D/2D engine., , и . ISCAS, стр. 1255-1258. IEEE, (2011)Timing recovery in DVB-T2 using multi-rate farrow structure., , и . ICECS, стр. 229-232. IEEE, (2015)Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine., , и . EURASIP J. Embed. Syst., (2012)Design and implementation of application-specific instruction-set processor design for high-throughput multi-standard wireless orthogonal frequency division multiplexing baseband processor., , , , , и . IET Circuits Devices Syst., 9 (3): 191-203 (2015)