From post

On the Implication of NTC versus Dark Silicon on Emerging Scale-Out Workloads: The Multi-Core Architecture Perspective.

, , , , , и . IEEE Trans. Parallel Distributed Syst., 28 (8): 2314-2327 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Novel Time Synchronization Method for Dynamic Reconfigurable Bus., , , , и . VLSI Design, (2016)On the Implication of NTC versus Dark Silicon on Emerging Scale-Out Workloads: The Multi-Core Architecture Perspective., , , , , и . IEEE Trans. Parallel Distributed Syst., 28 (8): 2314-2327 (2017)Live Demonstration: A self-powered ultraviolet radiation monitoring platform based on nonvolatile processor., , , , и . ISCAS, стр. 1-. IEEE, (2018)Low power driven loop tiling for RRAM crossbar-based CNN., , , , и . SAC, стр. 375-380. ACM, (2018)A Comparative Study on Racetrack Memories: Domain Wall vs. Skyrmion., , , , , , , и . NVMSA, стр. 7-12. IEEE, (2018)Expected Completion Time Aware Message Scheduling for UM-BUS Interconnected System., , , , , и . ISORC, стр. 60-66. IEEE Computer Society, (2017)Data re-allocation enabled cache locking for embedded systems., , , , , и . J. Syst. Archit., (2017)Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM., , и . DAC, стр. 106:1-106:6. ACM, (2014)Redesigning software and systems for non-volatile processors on self-powered devices., , , , и . VLSI-SoC, стр. 1-6. IEEE, (2016)Leveraging Energy Cycle Regularity to Predict Adaptive Mode for Non-volatile Processors., , , и . ASAP, стр. 189-196. IEEE, (2019)