( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Energy and Performance Models for Clocked and Asynchronous Communication.

. ASYNC, стр. 56-67. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Barrie Stevens

Angela Stevens

Gunnar Stevens

Paul Stevens

Katharina Stevens

 

Другие публикации лиц с тем же именем

Cyclic Timing Path Evaluation Using Commercial Static Timing Analysis Algorithms., , и . ASYNC, стр. 60-70. IEEE, (2023)A low power UART design based on asynchronous techniques., , и . MWSCAS, стр. 21-24. IEEE, (2013)A Transmission Line Enabled Deadlock Free Toroidal Network-on-Chip using Asynchronous Handshake Protocols., , , , и . ASYNC, стр. 36-45. IEEE, (2019)Design of low energy, high performance synchronous and asynchronous 64-point FFT., , , и . DATE, стр. 242-247. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Design and Verification of Lazy and Hybrid Implementations of the SELF Protocol., и . VLSI-SoC (Selected Papers), том 373 из IFIP Advances in Information and Communication Technology, стр. 206-232. Springer, (2010)The Post Office-Communication Support for Distributed Ensemble Architectures., , и . ICDCS, стр. 160-166. IEEE Computer Society, (1986)Modeling and Verifying Circuits Using Generalized Relative Timing., , и . ASYNC, стр. 98-108. IEEE Computer Society, (2005)Symbolic verification of timed asynchronous hardware protocols., , и . ISVLSI, стр. 147-152. IEEE Computer Socity, (2013)Design of a low power, relative timing based asynchronous MSP430 microprocessor., и . DATE, стр. 794-799. IEEE, (2017)An a-FPGA architecture for relative timing based asynchronous designs., и . ReConFig, стр. 1-6. IEEE, (2014)