( en | de | ru )

 

Disambiguation of "Franca, José E."

Author of the publication

copydeleteadd this publication to your clipboard
High-Linearity Calibration of Low-Resolution Digital-to-Analog Converters.

, , , , and . ISCAS, page 345-348. IEEE, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Manuel Coutinho e Castro

Humberto Jorge José

Nadine José Gonzalez

José Baena

José Teixeira

 

Other publications of authors with the same name

A CMOS logarithmic pipeline A/D converter with a dynamic range of 80 dB., , and . ICECS, page 193-196. IEEE, (2002)Highly accurate mismatch-free SC delay circuits with reduced finite gain and offset sensitivity., , and . ISCAS (2), page 57-60. IEEE, (1999)Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output., , , and . ISCAS (1), page 129-132. IEEE, (2003)High-speed D/A Conversion with Linear Phase Sin x/x Compensation., and . ISCAS, page 1204-1207. IEEE, (1993)A high-speed frequency up-translated SC bandpass filter with auto-zeroing for DDFS systems., , and . ISCAS (1), page 320-323. IEEE, (2001)Digitally-Controlled Analogue Signal Processing and Conversion Techniques Employing a Logarithmic Building Block., and . ISCAS, page 377-380. IEEE, (1994)A quadrature IF mixer with high image rejection for continuous-time complex Sigma-Delta modulators., , , and . ISCAS (4), page 221-224. IEEE, (2002)Switched-Current Multirate Filtering., and . ISCAS, page 321-324. IEEE, (1994)Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems., , and . ISCAS (4), page 441-444. IEEE, (2002)A Methodology for Automatic Generation of Data Conversion Topologies from Algorithms., and . ISCAS, page 371-374. IEEE, (1994)