( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Novel Low Power Three-Input OR/XNOR Gate Design.

, , , и . J. Low Power Electron., 10 (3): 342-346 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hong Xia

Zhigao Xia

Ye Xia

Yingbo Xia

Ying Xia

 

Другие публикации лиц с тем же именем

Genetic algorithm based on divide-and-conquer strategy for defect-tolerant CMOL mapping., и . ASICON, стр. 863-866. IEEE, (2017)An Efficient Piezoelectric Energy Harvesting Circuit With Series-SSHI Rectifier and FNOV-MPPT Control Technique., , , , , , и . IEEE Trans. Ind. Electron., 68 (8): 7146-7155 (2021)Novel synthesis method of mixed polarity Reed-Muller functions., , , и . Circuits, Signals, and Systems, стр. 148-153. IASTED/ACTA Press, (2005)Design of Ternary Schmitt Triggers Based on Its Sequential Characteristics., , и . ISMVL, стр. 156-160. IEEE Computer Society, (2002)An ac-dc Interface Circuit for Harvesting Energy from Multiple Low-Voltage Piezoelectric Inputs., и . ISMICT, стр. 76-80. IEEE, (2021)A Novel Low Power Three-Input OR/XNOR Gate Design., , , и . J. Low Power Electron., 10 (3): 342-346 (2014)Sub-50mV Bootstrap Clock Booster and Integrated Cold Start for Thermoelectric Energy Harvesting., , и . ASICON, стр. 1-4. IEEE, (2023)Voltage Drop Aware Power Pad Assignment and Floorplanning for Multi-voltage SoC Designs., , , и . CAD/Graphics, стр. 87-94. IEEE, (2013)Area and power optimization of FPRM function based circuits., , и . ISCAS (5), стр. 329-332. IEEE, (2003)Level shifter planning for timing constrained multi-voltage SoC floorplanning., , и . ACM Great Lakes Symposium on VLSI, стр. 329-334. ACM, (2014)