( en | de | ru )

 

Disambiguation of "Eisenbarth, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
PerfWeb: How to Violate Web Privacy with Hardware Performance Events.

, , , and . ESORICS (2), volume 10493 of Lecture Notes in Computer Science, page 80-97. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Eisenbarth

Thomas Eisenbarth

Thomas Eisenbarth

Lilo Eisenbarth

Ingrid Eisenbarth

 

Other publications of authors with the same name

RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks., , , and . CoRR, (2019)Wait a Minute! A fast, Cross-VM Attack on AES., , , and . RAID, volume 8688 of Lecture Notes in Computer Science, page 299-319. Springer, (2014)Non-Linear Collision Analysis., , and . RFIDSec, volume 8651 of Lecture Notes in Computer Science, page 198-214. Springer, (2014)Cross Processor Cache Attacks., , and . AsiaCCS, page 353-364. ACM, (2016)Differential Power Analysis of the Picnic Signature Scheme., , and . PQCrypto, volume 12841 of Lecture Notes in Computer Science, page 177-194. Springer, (2021)Faster Hash-Based Signatures with Bounded Leakage., , and . Selected Areas in Cryptography, volume 8282 of Lecture Notes in Computer Science, page 223-243. Springer, (2013)On the Vulnerability of Low Entropy Masking Schemes., and . CARDIS, volume 8419 of Lecture Notes in Computer Science, page 44-60. Springer, (2013)MicroWalk: A Framework for Finding Side Channels in Binaries., , , and . ACSAC, page 161-173. ACM, (2018)Vulnerability modeling of cryptographic hardware to power analysis attacks., , , and . Integr., 42 (4): 468-478 (2009)SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?, , , , , and . ICCAD, page 1-8. IEEE, (2023)