From post

An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC.

, , и . IEEE J. Solid State Circuits, 36 (3): 339-348 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Digital Background Correction of Harmonic Distortion in Pipelined ADCs., и . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (9): 1885-1895 (2006)An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC., , и . IEEE J. Solid State Circuits, 36 (3): 339-348 (2001)One-bit Dithering in Delta-Sigma Modulator-based D/A Conversion.. ISCAS, стр. 1310-1313. IEEE, (1993)A Wide-Bandwidth 2.4GHz ISM-Band Fractional-N PLL with Adaptive Phase-Noise Cancellation., , и . ISSCC, стр. 302-604. IEEE, (2007)An Efficient Three-Point Arc Algorithm. Computer Graphics and Applications, IEEE, 9 (6): 44--49 (ноября 1989)An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC., , и . CICC, стр. 17-20. IEEE, (2000)A 14b 100MS/s DAC with Fully Segmented Dynamic Element Matching., и . ISSCC, стр. 2390-2399. IEEE, (2006)A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs., , и . ISCAS (2), стр. 290-293. IEEE, (1999)A necessary and sufficient condition for mismatch shaping in multi-bit DACs., и . ISCAS (1), стр. 105-108. IEEE, (2002)A mostly digital variable-rate continuous-time ADC ΔΣ modulator., и . ISSCC, стр. 298-299. IEEE, (2010)