( en | de | ru )

 

Disambiguation of "Ando, Hideki"

Author of the publication

copydeleteadd this publication to your clipboard
Speculative Execution and Reducing Branch Penalty in a Parallel Issue Machine.

, , , , , and . ICCD, page 106-113. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideki Teshima

Hideki Mine

Hideki Nakamura

Hideki Ogihara

Ando Seeberg

 

Other publications of authors with the same name

Segmenting Age Matrices to Improve Instruction Scheduling without Increasing Delay and Area.. ICCD, page 360-363. IEEE, (2022)A Front-End Execution Architecture for High Energy Efficiency., , and . MICRO, page 419-431. IEEE Computer Society, (2014)Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices.. MICRO, page 82-94. IEEE Computer Society, (2018)An On-Chip Multiprocessor Architecture with a Non-Blocking Synchronization Mechanism., , , , and . EUROMICRO, page 1432-1440. IEEE Computer Society, (1999)FXA: Executing Instructions in Front-End for Energy Efficiency., , , and . IEICE Trans. Inf. Syst., 99-D (4): 1092-1107 (2016)Speculative Execution and Reducing Branch Penalty in a Parallel Issue Machine., , , , , and . ICCD, page 106-113. IEEE Computer Society, (1993)Unconstrained Speculative Execution with Predicated State Buffering., , , and . ISCA, page 126-137. ACM, (1995)SWQUE: A Mode Switching Issue Queue with Priority-Correcting Circular Queue.. MICRO, page 506-518. ACM, (2019)Reducing register file size through instruction pre-execution enhanced by value prediction., and . ICCD, page 238-245. IEEE Computer Society, (2009)Two-Step Physical Register Deallocation for Data Prefetching and Address Pre-Calculation., , , and . Inf. Media Technol., 3 (4): 755-767 (2008)