Author of the publication

A reconfigurable processor array with routing LSIs and general purpose DSPs.

, , and . ASAP, page 102-116. IEEE, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Folded VLSI Architectures for Discrete Wavelet Transforms., and . ISCAS, page 1734-1737. IEEE, (1993)Low complexity shadow removal on foreground segmentation., , and . ICASSP, page 1081-1084. IEEE, (2011)Efficient Image Enhancement Algorithm Using Multi-Rate Image Processing., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (5): 958-965 (2010)A precise and stable foreground segmentation using fine-to-coarse approach in transform domain., and . ICIP, page 2732-2735. IEEE, (2008)Blockdiagram programming system for 32 bit floating point signal processor., , , , , and . ICASSP, page 1922-1925. IEEE, (1987)Consideration on performance improvement of shadow and reflection removal based on GMM., , , and . APSIPA, page 1-7. IEEE, (2016)Efficient multi-scale retinex algorithm using multi-rate image processing., and . ICIP, page 3145-3148. IEEE, (2009)A single-board video codec using video image signal processors., , , and . J. Vis. Commun. Image Represent., 2 (4): 373-380 (1991)Background separation/filtering for videophone applications., , and . ICASSP, page 1981-1984. IEEE, (1990)A single chip VLSI chrominance/luminance separator based on a silicon compiler., , , , , , and . ICASSP, page 2433-2436. IEEE, (1989)