( en | de | ru )

 

Disambiguation of "Tsui, Chi-Ying"

Author of the publication

copydeleteadd this publication to your clipboard
BOLS: A Bionic Sensor-direct On-chip Learning System with Direct-Feedback-Through-Time for Personalized Wearable Health Monitoring.

, , , , , , , , , and . ISCAS, page 1-5. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ying Chi

Chi Lan Tsui

Matthew Tsui

Ying Ying

Tung Yu Tsui

 

Other publications of authors with the same name

A Low Energy Two-step Successive Approximation Algorithm for ADC Design., and . ISCAS, page 17-20. IEEE, (2009)Single-inductor dual-input dual-output switching converter for integrated battery charging and power regulation., , , and . ISCAS (3), page 447-450. IEEE, (2003)System level power optimizations for EPC RFID tags to improve sensitivity using load power shaping and operation scheduling., , , and . ISCAS, page 3012-3015. IEEE, (2010)A single inductor dual input dual output DC-DC converter with hybrid supplies for solar energy harvesting applications., , and . ISLPED, page 69-74. ACM, (2009)A micro power management system and maximum output power control for solar energy harvesting applications., , and . ISLPED, page 298-303. ACM, (2007)Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis., , , , and . DAC, page 104:1-104:6. ACM, (2014)Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems., and . DAC, page 833-838. ACM, (2006)Power estimation methods for sequential logic circuits., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 3 (3): 404-416 (1995)Low-Complexity Rotated QAM Demapper for the Iterative Receiver Targeting DVB-T2 Standard., and . VTC Fall, page 1-5. IEEE, (2012)SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity., , , and . DATE, page 241-244. IEEE, (2018)