( en | de | ru )

 

Disambiguation of "Ugurdag, H. Fatih"

Author of the publication

copydeleteadd this publication to your clipboard
Generating fast logic circuits for m-select n-port Round Robin Arbitration.

, , and . VLSI-SoC, page 260-265. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abdelhak Fatihi

Fatih Bayazit

Fatih Bilgili

Fatih Ceteci

Fatih Koyuncu

 

Other publications of authors with the same name

Efficient FPGA Implementation of Field Oriented Control for 3-Phase Machine Drives., , , and . EWDTS, page 1-5. IEEE, (2020)2CIM: Area-Efficient 2-Cycle Integer Multipliers., , and . CoRR, (2023)Using high-level synthesis for rapid design of video processing pipes., , , , , , , and . EWDTS, page 1-4. IEEE Computer Society, (2016)Fast one- and two-pick fixed-priority selection and muxing circuits., , , and . EWDTS, page 1-4. IEEE Computer Society, (2016)Rapid Design of Real-Time Image Fusion on FPGA using HLS and Other Techniques., , , , , , , and . AICCSA, page 1-6. IEEE Computer Society, (2018)Combined AES + AEGIS Architectures for High Performance and Lightweight Security Applications., , and . ICT Innovations, volume 311 of Advances in Intelligent Systems and Computing, page 213-224. Springer, (2014)A Fast Circuit Topology for Finding the Maximum of N k-bit Numbers., , , and . IEEE Symposium on Computer Arithmetic, page 59-66. IEEE Computer Society, (2013)FPGA bitstream protection with PUFs, obfuscation, and multi-boot., , , and . ReCoSoC, page 1-2. IEEE, (2011)Defect-aware nanocrossbar logic mapping using Bipartite Subgraph Isomorphism & canonization., , and . ETS, page 246. IEEE Computer Society, (2010)Using Deep Compression on PyTorch Models for Autonomous Systems., , and . SIU, page 1-4. IEEE, (2022)