Author of the publication

Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.

, , , , , and . ISCA, page 575-586. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

PAGAN: A Phase-Adapted Generative Adversarial Networks for Speech Enhancement., , , , , , and . ICASSP, page 6234-6238. IEEE, (2020)An Energy-Efficient Reconfigurable Processor for Binary-and Ternary-Weight Neural Networks With Flexible Data Bit Width., , , , , , and . IEEE J. Solid State Circuits, 54 (4): 1120-1136 (2019)A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision., , , , and . IEEE J. Solid State Circuits, 49 (10): 2342-2351 (2014)Low Area-Overhead Low-Entropy Masking Scheme (LEMS) Against Correlation Power Analysis Attack., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (2): 208-219 (2019)CDPM: Context-Directed Pattern Matching Prefetching to Improve Coarse-Grained Reconfigurable Array Performance., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1171-1184 (2018)Memory Partitioning for Parallel Multipattern Data Access in Multiple Data Arrays., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (2): 431-444 (2018)An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (8): 1264-1277 (2015)TLIA: Efficient Reconfigurable Architecture for Control-Intensive Kernels with Triggered-Long-Instructions., , , , , and . IEEE Trans. Parallel Distributed Syst., 27 (7): 2143-2154 (2016)Pattern-Based Dynamic Compilation System for CGRAs With Online Configuration Transformation., , , , and . IEEE Trans. Parallel Distributed Syst., 31 (12): 2981-2994 (2020)Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable Architectures., , , and . IEEE Trans. Parallel Distributed Syst., 27 (11): 3199-3213 (2016)