Author of the publication

Performance modeling for interconnects for conventional and emerging switches.

, , and . SLIP, page 1-9. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Rakheja, Shaloo
add a person with the name Rakheja, Shaloo
 

Other publications of authors with the same name

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime., , , , and . CoRR, (2019)Polymorphic spintronic logic gates for hardware security primitives - Device design and performance benchmarking., and . NANOARCH, page 131-132. IEEE, (2017)Performance modeling for interconnects for conventional and emerging switches., , and . SLIP, page 1-9. IEEE Computer Society, (2013)Interconnect analysis in spin-torque devices: Performance modeling, sptimal repeater insertion, and circuit-size limits., and . ISQED, page 283-290. IEEE, (2012)A practical guide to solving the stochastic Landau-Lifshitz-Gilbert-Slonczewski equation for macrospin dynamics., , and . CoRR, (2016)Spin-Based Reconfigurable Logic for Power- and Area-Efficient Applications., , , , and . IEEE Des. Test, 36 (3): 22-30 (2019)Large-Signal Modeling of GaN HEMTs using Fermi Kinetics and Commercial Hydrodynamics Transport., , , , , and . DRC, page 1-2. IEEE, (2023)A unified current-voltage and charge-voltage model of quasi-ballistic III-nitride HEMTs for RF applications., and . DRC, page 1-2. IEEE, (2018)Fundamental limits of energy dissipation in spintronic interconnects using optical spin pumping.. NANOARCH, page 21-22. IEEE Computer Society, (2015)Communication limits of on-chip graphene plasmonic interconnects.. ISQED, page 45-51. IEEE, (2017)