( en | de | ru )

 

Disambiguation of "Yamamoto, Satoru"

Author of the publication

copydeleteadd this publication to your clipboard
Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation.

, , and . SIGARCH Comput. Archit. News, 38 (4): 80-86 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Masaaki Yamamoto

Shelby Yamamoto

Kenji Yamamoto

Gaku Yamamoto

Jun Yamamoto

 

Other publications of authors with the same name

Local-and-global stall mechanism for systolic computational-memory array on extensible multi-FPGA system., , and . FPT, page 102-109. IEEE, (2010)Analysis of Long-Term Variation in Spectral Smile of HISUI Using Atmospheric Absorption Bands., , , , , and . IEEE J. Sel. Top. Appl. Earth Obs. Remote. Sens., (2024)Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-Based Custom Computing., , , and . ARC, volume 7806 of Lecture Notes in Computer Science, page 90-102. Springer, (2013)Scalable Streaming-Array of Simple Soft-Processors for Stencil Computations with Constant Memory-Bandwidth., , and . FCCM, page 234-241. IEEE Computer Society, (2011)Evaluating power and energy consumption of FPGA-based custom computing machines for scientific floating-point computation., , , and . FPT, page 301-304. IEEE, (2008)Scalability analysis of tightly-coupled FPGA-cluster for lattice Boltzmann computation., , and . FPL, page 120-127. IEEE, (2012)Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing., , and . ACM Trans. Reconfigurable Technol. Syst., 10 (3): 18:1-18:22 (2017)Preflight and In-Flight Calibration of the Spectral Profiler on Board SELENE (Kaguya)., , , , , , , , , and 1 other author(s). IEEE Trans. Geosci. Remote. Sens., 49 (11): 4660-4676 (2011)FPGA-Based Scalable and Power-Efficient Fluid Simulation using Floating-Point DSP Blocks., and . IEEE Trans. Parallel Distributed Syst., 28 (10): 2823-2837 (2017)Systolic Architecture for Computational Fluid Dynamics on FPGAs., , and . FCCM, page 107-116. IEEE Computer Society, (2007)