( en | de | ru )

 

Disambiguation of "Pilla, Maurício L."

Author of the publication

copydeleteadd this publication to your clipboard
Efficient In-Situ Quantum Computing Simulation of Shor's and Grover's Algorithms.

, , , and . SBAC-PAD (Workshops), page 61-66. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maurício Aredes

Maurício Hunsche

Marcus Pilla

Maurício Campos Porath

Maurício Ferrão Pereira Borges

 

Other publications of authors with the same name

State-of-the-art quantum computing simulators: Features, optimizations, and improvements for D-GM., , , and . Neurocomputing, (2020)Towards a Power-Aware Application Level Scheduler for a Multithreaded Runtime Environment., , , and . SBAC-PAD (Workshops), page 43-48. IEEE Computer Society, (2010)Int-Haar: Improving Precision of the Haar Interval Wavelet Extension., , , and . WEIT, page 92-96. IEEE Computer Society, (2013)Composable Memory Transactions for Java Using a Monadic Intermediate Language., , , , and . SBLP, volume 9325 of Lecture Notes in Computer Science, page 128-142. Springer, (2015)GPU-aware distributed quantum simulation., , , , and . SAC, page 860-865. ACM, (2014)Optimizing D-GM quantum computing by exploring parallel and distributed quantum simulations under GPUs arquitecture., , , and . CEC, page 5146-5153. IEEE, (2016)Impact of Version Management on Transactional Memories' Performance., , , and . SBAC-PAD (Workshops), page 13-18. IEEE Computer Society, (2015)Int-fGrid: BoT Tasks Scheduling Exploring Fuzzy Type-2 in Computational Grids., , , , and . FUZZ-IEEE, page 1-8. IEEE, (2018)Type-2 Fuzzy Logic Approach for Overloaded Hosts in Consolidation of Virtual Machines in Cloud Computing., , , , and . EUSFLAT Conf., volume 1 of Atlantis Studies in Uncertainty Modelling, Atlantis Press, (2019)Value Reuse Potential in ARM Architectures., , , , , and . SBAC-PAD, page 174-181. IEEE Computer Society, (2016)