Author of the publication

A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm.

, , , , , , and . Int. J. Circuit Theory Appl., 51 (12): 5980-5996 (December 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

PUF-AES-PUF: a novel PUF architecture against non-invasive attacks., and . CoRR, (2018)A low output ripple and high security on-chip voltage regulation based on Fourier transform., , , , , , , , , and 1 other author(s). Int. J. Circuit Theory Appl., 51 (6): 2578-2591 (2023)Malicious Attacks on Physical Unclonable Function Sensors of Internet of Things., and . NATW, page 1-6. IEEE, (2019)A Lightweight AES Implementation Against Bivariate First-Order DPA Attacks., and . HASP@ISCA, page 1:1-1:7. ACM, (2017)Implications of noise insertion mechanisms of different countermeasures against side-channel attacks., and . ISCAS, page 1-4. IEEE, (2017)ThermoGater: Thermally-Aware On-Chip Voltage Regulation., , , , and . ISCA, page 120-132. ACM, (2017)A Voltage Regulator-Assisted Lightweight AES Implementation Against DPA Attacks., and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (8): 1152-1163 (2016)Optimization of Combined Power and Modeling Attacks on VR PUFs With Lagrange Multipliers.. IEEE Trans. Circuits Syst., 67-II (11): 2512-2516 (2020)A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm., , , , , , and . Int. J. Circuit Theory Appl., 51 (12): 5980-5996 (December 2023)A machine learning low-dropout regulator-assisted differential power analysis attack countermeasure with voltage scaling., , , , , , , , , and 1 other author(s). Int. J. Circuit Theory Appl., 51 (7): 3105-3117 (July 2023)