( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Single-Anchor UWB Localization Using Channel Impulse Response Distributions.

, , и . ICASSP, стр. 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Burg

Andreas Marzell Burg

Josef Burg

Richard Burg

Arnold Burg

 

Другие публикации лиц с тем же именем

Silicon implementation of an MMSE-based soft demapper for MIMO-BICM., , , , , и . ISCAS, IEEE, (2006)LoRa Digital Receiver Analysis and Implementation., , , и . CoRR, (2018)Adding Indoor Capacity Without Fiber Backhaul: A mmWave Bridge Prototype., , и . CoRR, (2021)Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes., , , и . ACSCC, стр. 1137-1142. IEEE, (2008)A 2 Gb/s balanced AES crypto-chip implementation., , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 39-44. ACM, (2004)Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment., , , , и . DATE, стр. 381-386. ACM, (2015)Increasing LoRa Sensitivity and Reliability with an IoT Cloud RAN., и . ACSSC, стр. 197-201. IEEE, (2023)Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes., , , и . ACM Trans. Design Autom. Electr. Syst., 22 (4): 62:1-62:20 (2017)A 50 Mbps 4×4 maximum likelihood decoder for multiple-input multiple-output systems with QPSK modulation., , и . ICECS, стр. 332-335. IEEE, (2003)An FPGA-based accelerator for rapid simulation of SC decoding of polar codes., , и . ICECS, стр. 633-636. IEEE, (2015)