( en | de | ru )

 

Disambiguation of "Chatterjee, Abhijit"

Author of the publication

copydeleteadd this publication to your clipboard
Low cost high-speed test data acquisition: Accurate period estimation driven signal reconstruction using incoherent subsampling.

, , and . ITC, page 1-9. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abhijit Basu

Abhijit Majumdar

Abhijit Basu

Abhijit Bose

Abhijit Sarkar

 

Other publications of authors with the same name

Manufacturability of Mixed Signal Systems., and . VLSI Design, page 608. IEEE Computer Society, (1999)Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks., , and . DAC, page 403-408. ACM Press, (1997)Fault modeling and fault sampling for isolating faults in analog and mixed-signal circuits., and . ISCAS (2), page 444-447. IEEE, (1999)Mixed Signal Design Validation Using Reinforcement Learning Guided Stimulus Generation for Behavior Discovery., , and . VTS, page 1-6. IEEE, (2019)Rapid prototyping using high density interconnects., , , , and . EURO-DAC, page 439-443. IEEE Computer Society, (1990)Efficient cross-layer concurrent error detection in nonlinear control systems using mapped predictive check states., , and . ITC, page 1-10. IEEE, (2016)Timing Variation Adaptive Pipeline Design: Using Probabilistic Activity Completion Sensing with Backup Error Resilience., , , , and . VLSID, page 122-127. IEEE Computer Society, (2014)A self-tuning architecture for buck converters based on alternative test., , , and . ITC, page 1-10. IEEE Computer Society, (2014)Low cost back end signal processing driven bandwidth interleaved signal acquisition using free running undersampling clocks and mixing signals., , and . ITC, page 1-10. IEEE Computer Society, (2014)Optimal INL/DNL testing of A/D converters using a linear model., and . ITC, page 358-366. IEEE Computer Society, (2000)