( en | de | ru )

 

Disambiguation of "Kundu, Sandip"

Author of the publication

copydeleteadd this publication to your clipboard
An Architecture to Enable Lifetime Full Chip Testability in Chip Multiprocessors.

, , and . PACT, page 219. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandip Agarwala

Arijit Kundu

Sandip Murarka

Sandip Roy

Sudip Kundu

 

Other publications of authors with the same name

Defeating Strong PUF Modeling Attack via Adverse Selection of Challenge-Response Pairs., , , and . AsianHOST, page 25-30. IEEE, (2018)Abstraction-Guided Simulation Using Markov Analysis for Functional Verification., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (2): 285-297 (2016)Remote Device Management via Smart Contracts., and . IEEE Trans. Consumer Electron., 68 (1): 38-46 (2022)Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors., and . IEEE Trans. Dependable Secur. Comput., 8 (5): 714-727 (2011)A Neural Network-Based Approach to Dynamic Core Morphing for AMPs., and . iSES, page 4-9. IEEE, (2023)Dynamic Reconfiguration vs. DVFS: A Comparative Study on Power Efficiency of Processors., , , and . VLSID, page 563-564. IEEE Computer Society, (2016)An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPs., , , and . PACT, page 63-72. IEEE Computer Society, (2013)Efficient BDD-based Fault Simulation in Presence of Unknown Values., , , , and . Asian Test Symposium, page 383-388. IEEE Computer Society, (2011)A Design-for-Debug (DfD) for NoC-Based SoC Debugging via NoC., , and . ATS, page 289-294. IEEE Computer Society, (2008)Optical lithography simulation using wavelet transform., , and . ICCD, page 427-432. IEEE Computer Society, (2009)