( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing.

, , , и . SBCCI, стр. 220-225. ACM, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gottfried Reis

Matthias Reis

Hugo Reis

Marga Reis

Gilbert Reis

 

Другие публикации лиц с тем же именем

Evaluation of the soft error assessment consistency of a JIT-based virtual platform simulator., , , , , , , , , и . IET Comput. Digit. Tech., 15 (2): 125-142 (2021)Path planning aware of soil compaction for steep slope vineyards., , , , , , и . ICARSC, стр. 250-255. IEEE, (2018)Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing., , , и . SBCCI, стр. 220-225. ACM, (2006)A systematic approach for analyzing and optimizing cell-internal signal electromigration., , , , и . ICCAD, стр. 486-491. IEEE, (2014)Non-uniform clock mesh optimization with linear programming buffer insertion., , и . DAC, стр. 74-79. ACM, (2010)A nonlinear placement for FPGAs: The chaotic place., , и . LASCAS, стр. 1-4. IEEE, (2018)UFRGSPlace: Routability driven FPGA placement algorithm for heterogeneous FPGAs., , , и . ICECS, стр. 38-41. IEEE, (2017)Logic and Physical Synthesis of Cell Arrays., , и . ICECS, стр. 1292-1295. IEEE, (2007)Combining fault tolerance and serialization effort to improve yield in 3D Networks-on-Chip., , , , , , , , и . ICECS, стр. 125-128. IEEE, (2013)Reducing the amount of transistors by gate merging., , и . LASCAS, стр. 1-4. IEEE, (2018)